homepage
  About ASMC Investor Relations News & Events Products & Services Careers Contact Us
 
Design Service
       



 

IP
ASMC offers silicon-proven foundry specific intellectual property. These IP design will help our customers to speed up design typeout and volume production.

ASMC allied with the leading IP providers that enable us to offer the following high-performance foundational designs:

0.35μm
Mixed-Signal
Embedded EEPROM and more

0.6μm
Mixed-Signal
Embedded OTP
Embedded EEPROM and more

Note: ASMC is not in the position to guarantee the silicon verified IP will work in any design environment or certain production yield ratio. In addition, ASMC is not responsible for commitments made by IP providers to customers .

Library
ASMC offers comprehensive portfolio of library in bipolar process including standard components and device model.

ASMC has also developed a portfolio of quality libraries and design kits through a managed business and technical program with the industry's leading 3rd party library vendors and offers a high performance library services that provide for a wide range of tested and verified circuit applications and design-flow implementation. These include standard cell, I/O and memory compilers in 0.6um, 0.35um. They have been developed by the third-party alliances to facilitate easy design reuse and fast time-to-market.

0.6μm Library Features

More than 150 core standard cells, More than 60 cell types.
* Process-specific optimization for high-density, high-speed.
* Engineered for synthesizability and routability.
* Scan flip-flops for design-for-testability (DFT).
5V I/O cells.
* Configurable input-output and skew rate control.
* Silicon proven ESD and latch-up protection.
* Competitive pad pitch and height.
Diffusion ROM Compiler
single-Port/Dual-Port SRAM Compiler

0.35μm Library Features

About 440 Cells Optimum core standard cells,more than 125 Cell Types
* Process-specific optimization for high-density, high-speed.
* Engineered for synthesizability and routability.
* Scan flip-flops for design-for-testability (DFT).56 cells I/O pads.
* staggered and in-line configurations
* embedded over-voltage tolerant circuitry
* silicon-proven ESD and latch-up tolerance
Diffusion ROM Compiler
single-Port/Dual-Port SRAM Compiler

More libraries are currently under development.

ASIC Design Service
ASMC's Design Service Alliance offers a diversity of expertise including system to RTL design, RTL to GDS2 implementation, IP integration, Mixed-signal/Analog block design and customization, full chip placement and routing, full-custom layout implementation all the way to one-stop turnkey services.

Multi-project (MPW) Shuttle Service
To help our customers shorten their new design development and decrease their mask cost, ASMC will offer a shuttle service that share the cost of a common mask set which contains many different chips.


 
ICP No: 05001224, Shanghai Copyright 2005 © asmc Ltd. All rights reserved. Disclaimer